What is a parallel database and explain how it works?

What is Parallel Execution in Computer Architecture?

When instructions are executed in parallel, they will be completed in out-of-program order. Here, it does not matter whether instructions are issued or dispatched in order or out-of-order, or whether shelving is used or not. The point is that unequal execution times force instructions to finish out-of-order, even if they are issued (and dispatched) in order. Then short, ‘younger’ instruction can be completed previous than long, ‘older’ ones. Thus, superscalar instructions give rise to an out-of-order finishing of instructions.
Here, it can make a distinction between the terms ‘to finish’, ‘to complete’, and ‘to retire’ an instruction. The term ‘to finish’ an instruction if denotes that the required operation of the instruction is adept, except for writing back the result into the architectural register or memory location represented and refreshing the status bits.
In contrast, the term ‘to complete’ an instruction if we want to refer to the last action of instruction execution, which is writing back the result into the referenced architectural register. Finally, in connection with the ROB, instead of the term ‘to complete’ we say ‘to retire’ since in this case, two tasks have to be performed, to write back the result and to delete the completed instruction from the last ROB entry.
Under the special condition, instructions finishing out of order can be avoided despite multiple EUs. The conditions are as follows such as instructions must be issued in order and all the EUs operating in parallel must have equal execution times.
These conditions can be fulfilled by using a dual pipeline and lock-stepping them, that is, lengthening the shorter pipeline by introducing unused extra cycles (‘bubbles’) into it. These prerequisites are overly restrictive and impede performance.
Therefore, there are only a few superscalar processors which avoid out-of-order completion in this way. Examples are the MC 68060 and the Pentium, both of which employ lock-stepped dual pipelines.